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I. INTRODUCTION
Nowadays, clock synthesis using a DPLL is often used to generate the clock signal of the chip in a high data rate communication system [1] [2] [3] . In the DPLL, the TDC and the DCO (Digitally Controlled Oscillator) are essential blocks for the high speed clock generation and the jitter performance to convert an analog system to the corresponding digital system. Quantization error should be reduced sufficiently to decrease jitter by improving the resolution of the TDC [2] . So, research to increase the resolution of the TDC was carried out [2, 4, 5] . However, the resolution of the TDC is limited by process technology [2, 4] , so the VDL (Vernier Delay Line) was used to overcome the process dependency [4, 7] . The proposed HR-TDC using the coarse-fine architecture and the 2S-VTA showed very high resolution with the value of 0.15 ps, which is proper for a high data rate communication system. The gain of a conventional TA was low and not enough for a high-resolution TDC [4, 6] , whereas the gain of the proposed 2S-VTA is larger than 64, through use of a multi-stage structure. In a conventional TDC, the many TA's are used at every stage of a delay line in a coarse block [4] , however we used only two TAs to reduce the area of the TDC. This paper is organized as follows : The scheme of the VTA, the HR-TDC, and the digital compensation circuit are explained in Section II. The simulation and measurement results are given in Section Ш and conclusions are described in Section IV.
II. HR-TDC ARCHITECTURE

Vernier Delay Line
The gate delay is limited by the process used, so a VDL is often used to overcome the limit of a buffer delay [4] . However, a VDL uses two different gates for the delay, so a delay error caused by a rise (fall) times is somewhat critical to a high resolution TDC. The proposed architecture of the VDL uses dummy buffers to reduce this delay error effectively as shown in Fig. 1 .
STOP and START signals are used for the inputs of two delay lines. The time difference between STOP and START signals decreases by α as the signals pass one stage, because the delay time of the START signal is larger than that of the STOP signal by α. Therefore, the time resolution of the VDL becomes α, and the resolution of the TDC could be controlled by the VDL independent of the buffer delay determined by process. We could get a 10 ps time resolution in this design, where the minimum buffer delay is 20 ps.
Vernier Time Amplifier (VTA)
A conventional TA has a limitation in tiny time difference amplification due to the gate delay time [4] , so a Vernier concept was also used in the VTA to solve this limitation. The VTA used in this design is shown in Fig.  2 [7] .
The gain of the VTA decides the resolution of the TDC, so the gain should be large to achieve a high resolution. But as the gain of the VTA goes up, the linearity becomes poor. We therefore used two-stage architecture where the gain of the first-stage was more than 18.4 and the gain of the second-stage is more than 3.5. The first-stage had a high gain and the second-stage had a wide input range to achieve the desired gain. We could maintain the linearity of the amplifier with this architecture, and obtained the maximum input range of ±18 ps and a gain of more than 64.
High Resolution TDC (HR-TDC)
The proposed 12-bit HR-TDC adopts Coarse-Fine architecture with a high gain TA [4] . The proposed HR-TDC uses only two TAs but the previous TDC needed 32 TAs [4] . This design gives an advantage in the silicon area. The previous TDC using a 0.18 µm process had a 1.25 ps resolution, but the proposed HR-TDC could achieve 0.15 ps resolution using the same process technology [8] . If we want a 0.15 ps resolution using a conventional TDC, we should use a 45nm or less process [9] . The proposed HR-TDC could realize high resolution with at a low cost. The time resolution of the proposed TDC is 8 times higher than other works published previously [2] [3] [4] [5] [6] 9] . Also the results are verified by many repetitive measurements. The CTDC (Coarse-TDC) had a 6-bit resolution and the time residue was amplified more than 64 times to retain a 6-bit resolution in the FTDC. The resolution of the HR-TDC was 12-bit and the block diagram of the HR-TDC is shown in Fig. 3 .
When the START and STOP signals had a time difference, the time difference is was quantized by 10 ps in each stage of the VDL in the CTDC. A multiplexer (MUX#1, MUX#2) sent two signals having a time difference lower than 10 ps to 2S-VTA. The '10'DETECTOR block generated an SEL signal using the CTDC outputs [4] . The DELAY BUFFER block postponed signals for the SEL signal generation time. This block then could reduce a large area by minimizing the number of Tas to two. The 2S-VTA amplified the input time difference with a gain of 64 and sent output to the FTDC. The FTDC does the same operation as the CTDC. The COMPENSATOR block corrected the gain error of the 2S-VTA [4] . From the simulation, we obtained optimized transistor sizes for stable outputs considering PVT variations. The resolutions of the CTDC and the FTDC is summarized in Table 1 . 
Compensator
The proposed 2S-VTA had a high linearity, but still had some errors in gain. This block then compensated the non-linearity of the 2S-VTA and corrected errors, and calculated the output value of the encoder as shown in The correction process of the FTDC is as follows. At first, the FTDC1 and FTDC2 output two values when the input had no time difference. But two FTDC inputs could be negative, so the FTDC1 and FTDC2 had blocks for negative input calculation. A 7-bit output was for positive input and a 4-bit output was for negative input.
The FTDC calculated a maximum time difference of 1,280 ps, because the 2S-VTA had a gain of more than 64. When the 2S-VTA amplified more than 64 inputs, the FTDC could handle that value, so we use a 7-bit FTDC which had enough of a margin.
The proposed FTDC compensates the linearity of 2S-VTA. The COMPENSATOR corrects the gain error of the 2S-VTA and the block diagram is shown in Fig. 5 [4] .
The FTDC1 calculates the time difference just before the START signal catches the STOP signal and the FTDC2 calculates the time difference just after the START signal catches the STOP signal. A gain of the 2S-VTA should be 64 exactly, but it is not easy, so we reduced the non-linearity of the 2S-VTA by using the FTDC1_sub and the FTDC2_sub [4] . The COMPENSATOR block generates final FTDC values using Eq. (1).
For example, if the gain of 2S-VTA is not 64 but 80, the FTDC1 and FTDC2 respectively generate each input time difference. Then, the SUM becomes 80 by adding the two FTDC outputs and the DIV is obtained by dividing 80 by 64. Finally, the COMPENSATOR multiplies the FTDC1_sub and DIV and gets a 6-bit compensated FTDC OUTPUT. The input time difference of the FTDC1 is then multiplied by 64.
III. SIMULATION AND MEASUREMENT RESULTS
The proposed HR-TDC was implemented using a 0.18 µm CMOS process and the area was 0.25 mm × 2.01 mm. The layout of the HR-TDC is shown in Fig. 6 .
The area of the HR-TDC was reduced (compared with a conventional TDC) by layout optimization with two TAs architecture, despite a 2-bit resolution increase [4] . The simulation results of the VTA are shown in Fig. 7 . The measurement of the VTA was very difficult because the VTA was very sensitive to test circumstances. The operation of the VTA is verified in detail by the postsimulation results instead of measurements. In Fig. 7(a) , the voltage transfer characteristics of the VTA1 and the VTA2 are shown. Here, the VTA1 is a 1-stage VTA and the VTA2 is a 2S-VTA. The VTA had relatively linear characteristics in the input time difference of ±10 ps, but it showed nonlinear characteristics as the input time difference increased more than 10 ps. The VTA did not operate well, as the input time difference increased more than ±18 ps as shown in Fig. 7(b) , but this input time difference was enough for the correct operation of the TDC.
The post-simulation results of the critical signals of the HR-TDC are shown in Figs. 8 and 9 . The input time difference of the START and STOP signals is 53 ps in this simulation.
In Fig. 8(a) , the START signal catches the STOP signal by 10 ps in each stage of the CTDC and a time difference of 2.8 ps at the 5th stage changed to -7.2 ps at the 6th stage. Fig. 8(b) shows the BUFFER DELAY block output and it was accompanied with an error of 1~3%. However, the stages of the BUFFER DELAY block have almost the same delay change from the 1 In Fig. 9 (a), MUX1_START and MUX1_STOP are outputs of the MUX1 and MUX2_START and MUX2_STOP are outputs of the MUX2. The outputs of the two 2S-VTAs were connected to the FTDC1 and the FTDC2. VTAR1 was the only output of the lower delay line and VTAT1 was the only output of the upper delay line at the first 2S-VTA. VTAR2 and VTAT2 were outputs of the second 2S-VTA. In the post-simulation result, the time difference of 2.8 ps was amplified to 198 ps after passing the first 2S-VTA. The output time difference of the first 2S-VTA should have been 179.2 ps (2.8 ps × 64) because the gain of the 2S-VTA is 64. Therefore, the 2S-VTA had a gain error and the second 2S-VTA could correct it in some degree. Similarly, the input time difference of the second 2S-VTA was 7.8 ps but the output time after amplification was not 499.2 ps (7.8 ps × 64) but 510 ps. This gain error of the 2S-VTA could be corrected by the COMPENSATOR.
The simulation results of the control signals are shown in Fig. 9(b) [5] was high, the MUX #1 outputs the STOPD [5] and START [5] and the MUX #2 outputs the STOPD [6] and START [6] . This architecture reduces the number of the time amplifiers from n to 2. Also, the advantage in area could be obtained as compared with a conventional TDC because the area of the DELAY BUFFER is much smaller than the area of the TA block [4] .
The correct operation of the '10'DETECTOR and the MUX was also verified by simulation, when START catches STOP. Also, the outputs of the BUFFER DELAY are inputs to the MUX, after SEL[n] signals were generated.
We also considered the TDC operation which could be affected through PVT (Process, Voltage, and Temperature) variation through simulation. The proposed TDC then could work well independent of PVT variation. Table 2 is the result of CTDC OUTPUT and Table 3 is the result of FTDC1_sub. The important time difference values are selected in Table 2 .
In the corner simulation results, the maximum error code of the CTDC OUTPUT was about 9% at the SS corner, but this error code was not so much in use by the CTDC. Because linearity was guaranteed by a dummy block, the resolution only decreased from 10 ps to 10.84 ps. The maximum average error code of the FTDC1_sub and FTDC2_sub was 65% at FF corner. This average error code was reduced to 5% by the COMPENSATION block. Fig. 11 is the results of the FTDC OUTPUT in the PVT variation.
The test board and the two pulse generators synchronized with each other were used for the measurement. The input time difference of the HR-TDC was changed by an Agilent 81130A pulse generator. The maximum delay resolution of the pulse generator was 2 ps. Prior to the measurement, we gave zero time difference to the TDC. As a result, CTDC OUTPUT was "3" and FTDC1 as "33" because the START and STOP signals were input to the TDC through the test board cable and the length of both sides was not exactly the same. The result of the measurement was not "0", so these values were subtracted from measurement results for compensation. Fig. 12 is the measurement result of the 4-bit block operation of the FTDC1. To test the negative input calculation of FTDC1, the two inputs were swapped (STOP was the first input) and went back to normal in sequence. As a result, at first FTDC1_7b was "0" and FTDC1_4b was "15". In the middle of the signal waves in Fig. 12 , FTDC1_7b was "6" and the FTDC1_4b was "0". This means that the 4-bit block of the FTDC1 operated correctly, as shown in Table 4 .
The measurement result of the HR-TDC is shown in Tables 5 and 6 FTDC OUTPUT was larger than that of the CTDC OUTPUT is that the gain error of the 2S-VTA was added to the FTDC. Fig. 13(a) shows the compensated FTDC OUTPUT compared with the FTDC1_sub and FTDC2_sub, and Fig. 13(b) shows the FTDC1_sub and FTDC OUTPUT by increasing the input time difference up to 100 ps. The FTDC was measured while changing the input time difference by 2 ps. Because the values of FTDC OUTPUT were increased by 13 per 2 ps, we could observe the resolution of 0.15 ps. As shown in the measurement results, the average error of the 2S-VTA was reduced from 0.69 LBS to 0.23 LSB after compensation.
Figs. 14(a) and (b) show the INL and DNL of HR-TDC in measurement. The INL is 3.5 LSB and the DNL is 1.9 LSB. Table 7 summarizes the performance comparison between the proposed work and recently reported TDCs. Though we used a 0.18 µm process, it shows the highest resolution as compared with the previous works independent of process technologies.
IV. CONCLUSIONS
A high resolution TDC is proposed and implemented in a 0.18 µm CMOS process. Vernier architecture reduces the dependency on process, so sub-ps resolution could be obtained, although a 0.18 µm CMOS process is used. In order to reduce PVT variation, a uniform layout technique was used and verified by post-simulation. The area of the HR-TDC was 0.25 mm × 2.01 mm and it was very small compared with a conventional TDC [4] , despite having a 2-bit resolution increase, because the HR-TDC uses two TAs. For high resolution, the coarsefine architecture and the 2S-VTA with a gain of 64 was used and a 0.15 ps resolution was obtained. The input range of the HR-TDC was 640 ps and the power consumption was 4.32 mW through 1.8-V supply voltage. The INL was 3.5 LSB and the DNL was 1.9 LSB in measurement. The CAD tools and MPW are supported by IDEC.
Since the proposed HR-TDC has a high resolution and a small area, it is feasible for use in DPLL for clock generation in high data rate communication systems. 
